{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:01:29Z","timestamp":1729652489490,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/apccas.2002.1115309","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T00:51:07Z","timestamp":1056588667000},"page":"473-478","source":"Crossref","is-referenced-by-count":0,"title":["Paged cache: an efficient partition architecture for reducing power, area and access time"],"prefix":"10.1109","volume":"2","author":[{"family":"Yen-Jen Chang","sequence":"first","affiliation":[]},{"family":"Feipei Lai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288137"},{"key":"ref10","first-page":"77","article-title":"Shared Tag for MMU and Cache Memory","volume":"1","author":"lee","year":"1997","journal-title":"Semiconductor Conference CAS '97 Proceedings"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"ref11","article-title":"An Enhanced Access and Cycle Time Model for On-Chip Caches","author":"wilton","year":"1994","journal-title":"DEC WRL Research Report 93\/5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288133"},{"key":"ref7","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC.1996.488576","article-title":"A 160 MHz, 32b, 0.5W CMOS RISC Microprocessor","author":"montanaro","year":"1996","journal-title":"IEEE ISSCC 1996 Digest of Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.644293"},{"key":"ref1","first-page":"119","article-title":"Internal Organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor","volume":"7","author":"edmondson","year":"1995","journal-title":"Digital Technical Journal"}],"event":{"name":"APCCAS. Asia-Pacific Conference on Circuits and Systems","acronym":"APCCAS-02","location":"Bali, Indonesia"},"container-title":["Asia-Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8182\/24592\/01115309.pdf?arnumber=1115309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:45:54Z","timestamp":1497566754000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/apccas.2002.1115309","relation":{},"subject":[]}}