{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:30:25Z","timestamp":1725471025657},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/apccas.2008.4745959","type":"proceedings-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T15:24:53Z","timestamp":1232119493000},"page":"57-60","source":"Crossref","is-referenced-by-count":0,"title":["Active ESD protection design against cross-power-domain ESD stresses in CMOS integrated circuits"],"prefix":"10.1109","author":[{"given":"Shih-Hung","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chih-Ting Yeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"49","article-title":"transmission line pulsing techniques for circuit modeling of esd phenomena","author":"maloney","year":"1985","journal-title":"Proc of EOS\/ESD Symp"},{"key":"11","first-page":"251","article-title":"active-source-pump (asp) technique for esd design window expansion and ultra-thin gate oxide protection in sub-90nm technologies","author":"mergens","year":"2004","journal-title":"Proc of IEEE Custom Integrated Circuits Conf"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2007.07.095"},{"key":"3","first-page":"84","article-title":"failure analysis of esd damage in a high-voltage driver ic and the effective esd protection solution","author":"ker","year":"2002","journal-title":"Proc of Int Symp on Physical Failure Analysis of Integrated Circuits"},{"journal-title":"Basic ESD and I\/O Design","year":"1998","author":"dabral","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ESREF.1996.888202"},{"key":"10","first-page":"205","article-title":"ESD Protection Design for Mixed-power Domains in 90nm CMOS with New Efficient Power Clamp and GND Current Trigger (GCT) Technique","author":"mototsugu okushima","year":"2006","journal-title":"2006 Electrical Overstress\/Electrostatic Discharge Symposium eos\/esd"},{"key":"7","article-title":"esd protection circuit for mixed mode integrated circuit with separated power pins","author":"ker","year":"2000","journal-title":"US Patent"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2006.251021"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2004.831762"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820883"},{"key":"9","first-page":"196","article-title":"An Active Esd Protection Technique for the Power Domain Boundary in a Deep Submicron IC","author":"nobutaka kitagawa","year":"2006","journal-title":"2006 Electrical Overstress\/Electrostatic Discharge Symposium eos\/esd"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2004.5272602"}],"event":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2008,11,30]]},"location":"Macao, China","end":{"date-parts":[[2008,12,3]]}},"container-title":["APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4723905\/4745943\/04745959.pdf?arnumber=4745959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:58:10Z","timestamp":1489766290000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4745959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/apccas.2008.4745959","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}