{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T04:50:08Z","timestamp":1769748608459,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/apccas.2008.4745990","type":"proceedings-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T15:24:53Z","timestamp":1232119493000},"page":"180-183","source":"Crossref","is-referenced-by-count":3,"title":["Low-latency VLSI architecture of a 3-input floating-point adder"],"prefix":"10.1109","author":[{"given":"Andre","family":"Guntoro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762853"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/4.508263"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/12.805157"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.341.0071"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727065"},{"key":"3","article-title":"a dual execution pipelined floating-point cmos processor","author":"kowaleski","year":"1996","journal-title":"Proc of the IEEE Intl"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.557647"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1985.1156829"},{"key":"10","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261822"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1997.630271"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.859536"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1995.465364"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000481"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762826"}],"event":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Macao, China","start":{"date-parts":[[2008,11,30]]},"end":{"date-parts":[[2008,12,3]]}},"container-title":["APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4723905\/4745943\/04745990.pdf?arnumber=4745990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:44:03Z","timestamp":1489765443000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4745990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas.2008.4745990","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}