{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:16:13Z","timestamp":1730196973562,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/apccas.2008.4746033","type":"proceedings-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T15:24:53Z","timestamp":1232119493000},"page":"356-359","source":"Crossref","is-referenced-by-count":0,"title":["A design method for skew tolerant latch design"],"prefix":"10.1109","author":[{"family":"Yuichi Nakamura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"17"},{"year":"0","key":"18"},{"key":"15","article-title":"timing optimization methodology based on replacing flip-flops by latches","volume":"e87 a","author":"yoshikawa","year":"2004","journal-title":"IEICE Transactions"},{"journal-title":"Encounter","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/256292.256301"},{"key":"14","first-page":"416","article-title":"a skew-tolerant design scheme for over 1-ghz lsis","author":"hagihara","year":"2000","journal-title":"Proceedings of ESSCIRC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0027"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-47823-4_7"},{"key":"3","first-page":"155","author":"singh","year":"2006","journal-title":"Statistical timing analysis with correlated non-Gaussian parameters using independent component analysis"},{"journal-title":"Design for Manufacturing in the sub-65 nm Era","year":"2005","author":"scheffer","key":"2"},{"journal-title":"Design for Manufacturability and Yiedl for Nano-Scale CMOS","year":"2007","author":"chiang","key":"1"},{"key":"10","first-page":"420","article-title":"achieving 550 mhz in an asic methodology","author":"chinnery","year":"2001","journal-title":"Proceedings of 38th Design Automation Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICSMC.2004.1400913"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221148"},{"journal-title":"Post-Silicon Tunable Clock Synthesis for Variation-aware Timing Fix","year":"0","author":"tsai","key":"5"},{"key":"4","first-page":"161","author":"wang","year":"2006","journal-title":"Statistical Timing Base on Incomplete Probabilistic Descriptions of Parameter Uncertainty"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.28"},{"year":"0","author":"chainworks","key":"8"}],"event":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2008,11,30]]},"location":"Macao, China","end":{"date-parts":[[2008,12,3]]}},"container-title":["APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4723905\/4745943\/04746033.pdf?arnumber=4746033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T19:57:02Z","timestamp":1489780622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4746033\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/apccas.2008.4746033","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}