{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:21:48Z","timestamp":1725420108740},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/apccas.2008.4746154","type":"proceedings-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T15:24:53Z","timestamp":1232119493000},"page":"842-845","source":"Crossref","is-referenced-by-count":0,"title":["Body-bootstrapped-buffer circuit for CMOS static power reduction"],"prefix":"10.1109","author":[{"family":"Liang-Yu Loy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weijia Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhi-Hui Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Wang-Ling Goh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kiat-Seng Yeo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Digital Computer Design Logic Circuitry Synthesis","year":"1963","author":"braun","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895509"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2005.1557317"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/81.219823"},{"journal-title":"Low-Voltage Low-Power Digital BiCMOS Circuits Circuit Design Comparative Study and Sensitivity Analysis","year":"1999","author":"rofail","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"journal-title":"Low-Voltage Low-Power VLSI Subsystems","year":"2005","author":"yeo","key":"2"},{"journal-title":"Ieee itrs technology roadmap","year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816145"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"journal-title":"Berkeley predictive technology model","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.165334"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2004.1434601"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898070"},{"journal-title":"Microelectronic Circuits","year":"2004","author":"sedra","key":"8"}],"event":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2008,11,30]]},"location":"Macao, China","end":{"date-parts":[[2008,12,3]]}},"container-title":["APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4723905\/4745943\/04746154.pdf?arnumber=4746154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T20:09:40Z","timestamp":1489781380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4746154\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas.2008.4746154","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}