{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:20:07Z","timestamp":1729628407492,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/apccas.2008.4746157","type":"proceedings-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T15:24:53Z","timestamp":1232119493000},"page":"854-857","source":"Crossref","is-referenced-by-count":0,"title":["Cycle-time-aware sequential way-access set-associative cache for low energy consumption"],"prefix":"10.1109","author":[{"family":"Chih-Hui Ting","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Juinn-Dar Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu-Hsiang Kao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"2","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/313817.313948","article-title":"Way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1996.537156"},{"key":"1","article-title":"strongarm sa110 - a 160mhz 32b 0.5w cmos arm processor","volume":"8","author":"santhanam","year":"1996","journal-title":"Hot Chips"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373216"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2004.02.004"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383086"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"11","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1145\/384286.264213","article-title":"run-time adaptive cache hierarchy management via reference analysis","author":"johnson","year":"1997","journal-title":"Int Symp Comput Architect"}],"event":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2008,11,30]]},"location":"Macao, China","end":{"date-parts":[[2008,12,3]]}},"container-title":["APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4723905\/4745943\/04746157.pdf?arnumber=4746157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T15:50:37Z","timestamp":1497801037000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4746157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas.2008.4746157","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}