{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:17:14Z","timestamp":1730197034016,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/apccas.2008.4746333","type":"proceedings-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T15:24:53Z","timestamp":1232119493000},"page":"1566-1571","source":"Crossref","is-referenced-by-count":0,"title":["High-speed serial interconnect transceiver: Applications and design"],"prefix":"10.1109","author":[{"family":"Hui Wang","sequence":"first","affiliation":[]},{"family":"Yuhua Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/JSSC.2007.892156"},{"year":"0","key":"2"},{"key":"10","article-title":"a quad 1-10gb\/s serial transceiver in 90nm cmos","author":"bi","year":"2007","journal-title":"IEEE Asian Solid-State Circuits Conf"},{"year":"1994","author":"proakis","journal-title":"Communication System Engineering","key":"1"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/VLSIC.2004.1346610"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/JSSC.2003.822774"},{"key":"5","first-page":"340","article-title":"a quad multi-speed serializer\/deserializer with analog adaptive equalization","author":"wang","year":"2004","journal-title":"Symp VLSI Circuits Dig"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/49.87640"},{"key":"9","first-page":"80","article-title":"a 10gb\/s 5-tap-dfe\/4-tap-ffe transceiver in 90nm cmos","volume":"49","author":"meghelli","year":"2006","journal-title":"IEEE International Solid-State Circuits Conference"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/JSSC.2005.856584"},{"key":"11","first-page":"130","article-title":"5-6.4 gbps 12 channel transceiver with pre-emphasis and equalizer, symp","author":"higashi","year":"2004","journal-title":"VLSI Circuits Dig"}],"event":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2008,11,30]]},"location":"Macao, China","end":{"date-parts":[[2008,12,3]]}},"container-title":["APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4723905\/4745943\/04746333.pdf?arnumber=4746333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:51:23Z","timestamp":1602687083000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4746333"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas.2008.4746333","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}