{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:19:27Z","timestamp":1767183567290,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/apccas.2008.4746383","type":"proceedings-article","created":{"date-parts":[[2009,1,16]],"date-time":"2009-01-16T10:24:53Z","timestamp":1232101493000},"page":"1767-1770","source":"Crossref","is-referenced-by-count":3,"title":["BIST approach for testing configurable logic and memory resources in FPGAs"],"prefix":"10.1109","author":[{"family":"Zhiquan Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhiping Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lei Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tao Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Fan Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"1","article-title":"improving on-line bist-based diagnosis for roving stars","author":"abramovici","year":"2000","journal-title":"Proc ofIntn'1 On-Line Test Workshop"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805830"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1004586"},{"year":"0","key":"1"},{"key":"7","article-title":"built-in self-test configurations for atmel fpgas using macro generation language","author":"stroud","year":"2004","journal-title":"Proc IEEE North Atlantic Test Workshop"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2004.837989","article-title":"online bist and bist-based diagnosis of fpga logic blocks","volume":"12","author":"abramovici","year":"2004","journal-title":"IEEE Trans VLSI Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271115"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/92.920830"},{"year":"0","key":"9"},{"article-title":"built-in self-test of logic resources in field programmable gate arrays using partial reconfiguration","year":"2006","author":"dhingra","key":"8"},{"key":"11","first-page":"130","article-title":"built-in self-test and diagnosis of multiple embedded cores in socs","author":"stroud","year":"2005","journal-title":"Proc International Conference on Embedded Systems and Applications"},{"key":"12","first-page":"87","article-title":"embedded processor based built-in self-test and diagnosis of logic and memory resources in fpgas","author":"milton","year":"2006","journal-title":"from Proc International Conf on Embedded Systems and Applications"}],"event":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2008,11,30]]},"location":"Macao, China","end":{"date-parts":[[2008,12,3]]}},"container-title":["APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4723905\/4745943\/04746383.pdf?arnumber=4746383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T11:50:42Z","timestamp":1497786642000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4746383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/apccas.2008.4746383","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}