{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:53:37Z","timestamp":1729630417195,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774733","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T17:30:45Z","timestamp":1306517445000},"page":"148-151","source":"Crossref","is-referenced-by-count":0,"title":["Lossless interpolation optimization for H.264 decoder"],"prefix":"10.1109","author":[{"given":"Ci","family":"Wang","sequence":"first","affiliation":[]},{"given":"Ji","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yuwen","family":"He","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Intel_ IA-32 Intel Architecture Software Developer_s Manual Volume 2 Instruction Set Reference","year":"0","key":"ref4"},{"journal-title":"Intel_ Pentium_ 4 Optimization Reference Manual","year":"0","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.814968"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican1104-96"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2005.1579884"},{"key":"ref5","first-page":"4","article-title":"Hyper-Threading Technology microarchitecture and performance","volume":"1","author":"marr","year":"2002","journal-title":"Intel Technol J Q3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815168"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.814967"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465374"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/NORCHP.2005.1597001","article-title":"Motion compensation sample processing for HDTV H.264\/ACV decoder","author":"azevedo","year":"2005","journal-title":"IEEE Norchip"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1286980"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774733.pdf?arnumber=5774733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,11]],"date-time":"2019-06-11T07:51:46Z","timestamp":1560239506000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774733","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}