{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:35:39Z","timestamp":1725730539167},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774747","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"196-199","source":"Crossref","is-referenced-by-count":13,"title":["Non-binary SAR ADC with digital error correction for low power applications"],"prefix":"10.1109","author":[{"given":"Tomohiko","family":"Ogawa","sequence":"first","affiliation":[]},{"given":"Tatsuji","family":"Matsuura","sequence":"additional","affiliation":[]},{"given":"Haruo","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"Nobukazu","family":"Takai","sequence":"additional","affiliation":[]},{"given":"Masao","family":"Hotta","sequence":"additional","affiliation":[]},{"given":"Hao","family":"San","sequence":"additional","affiliation":[]},{"given":"Akira","family":"Abe","sequence":"additional","affiliation":[]},{"given":"Katsuyoshi","family":"Yagi","sequence":"additional","affiliation":[]},{"given":"Toshihiko","family":"Mori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 1.2V 10b 20MS\/S Non-Binary Successive Approximation ADC in $0.13\\mu {\\rm m}$ CMOS","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Digest Tech"},{"key":"ref3","article-title":"A 14b 40MS\/s Redundant SAR ADC with 480MHz Clock in $0.13\\mu {\\rm m}$ CMOS","author":"hesener","year":"2007","journal-title":"IEEE ISSCC Digest Tech"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.415"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746011"},{"article-title":"Data Conversion System Design","year":"1995","author":"razavi","key":"ref7"},{"key":"ref2","article-title":"A. 65fJ\/Conversion-Step 0-to-50Ms\/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS","author":"craninckx","year":"2007","journal-title":"IEEE ISSCC Digest Tech"},{"key":"ref1","article-title":"An $820\\ \\mu$ W 9b 40MS\/s Noise-Tolerant Dynamic SAR ADC in 90nm Digital CMOS","author":"giannini","year":"2008","journal-title":"Teqh Digest of ISSCC"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774747.pdf?arnumber=5774747","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:59:30Z","timestamp":1490072370000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774747","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}