{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:44:46Z","timestamp":1729622686544,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774810","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T17:30:45Z","timestamp":1306517445000},"page":"704-707","source":"Crossref","is-referenced-by-count":1,"title":["An 8T SRAM cell with column-based dynamic supply voltage for bit-interleaving"],"prefix":"10.1109","author":[{"given":"Anh Tuan","family":"Do","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiat Seng","family":"Yeo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremy Yung Shern","family":"Low","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joshua Yung Lih","family":"Low","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi Hui","family":"Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref3","first-page":"659","article-title":"A 0.56-V 128kb 10T SRAM using column line assist (CLA) scheme","author":"okumura","year":"2009","journal-title":"Quality of Electronic Design 2009 ISQED 2009 Quality Electronic Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405674"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541702"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888767"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.883344"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","article-title":"A 32 kb 10T Sub-Threshold SRAM Array With Bit- Interleaving and Differential Read Scheme in 90 nm CMOS","volume":"44","author":"ik joon","year":"2009","journal-title":"Solid-State Circuits IEEE Journal of"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774810.pdf?arnumber=5774810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T00:54:34Z","timestamp":1497920074000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774810","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}