{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:25Z","timestamp":1761580885069,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774837","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T17:30:45Z","timestamp":1306517445000},"page":"971-974","source":"Crossref","is-referenced-by-count":5,"title":["Effects of CNT diameter variability on a CNFET-based SRAM"],"prefix":"10.1109","author":[{"given":"Hamed","family":"Shahidipour","sequence":"first","affiliation":[]},{"given":"Yue","family":"Zhong","sequence":"additional","affiliation":[]},{"given":"Arash","family":"Ahmadi","sequence":"additional","affiliation":[]},{"given":"Koushik","family":"Maharatna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.1474604"},{"journal-title":"CMOS Memory Circuits","year":"2000","author":"haraszti","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346843"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.11.062"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815599"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2005","author":"weste","key":"ref15"},{"journal-title":"ITRS Website","year":"2010","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616913"},{"key":"ref18","article-title":"A Low Power 8T SRAM Cell Design technique for CNFET","author":"kim","year":"2008","journal-title":"IEEE International SoC Design Conference"},{"key":"ref19","article-title":"Static-noise margin analysis of MOS SRAM cells","volume":"22","author":"seevinck","year":"1998","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref4","article-title":"Effect of Variability in SWNT-Based Logic Gates","author":"shahidipour","year":"2009","journal-title":"Proc ISIC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.66.045411"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835135"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.92.226802"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.87.256805"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1021\/nl015606f","article-title":"Carbon Nanotube Inter- and Intramolecular Logic Gates","volume":"1","author":"derycke","year":"2001","journal-title":"Nano Lett"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1021\/nl800967n"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1126\/science.1065824","article-title":"Logic Circuits with Carbon Nanotube Transistors","volume":"294","author":"bachtold","year":"2001","journal-title":"Science"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909043"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774837.pdf?arnumber=5774837","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T00:54:22Z","timestamp":1497920062000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774837\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774837","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}