{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:19:02Z","timestamp":1725628742661},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774872","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"935-938","source":"Crossref","is-referenced-by-count":1,"title":["Implementation of low power FFT structure using a method based on conditionally coded blocks"],"prefix":"10.1109","author":[{"given":"Sandeep","family":"Saini","sequence":"first","affiliation":[]},{"given":"Anurag","family":"Mahajan","sequence":"additional","affiliation":[]},{"given":"Srinivas B.","family":"Mandalika","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref11","first-page":"744","article-title":"$A^2$ BC: Adaptive Address Bus Coding for Low Power Deep SubMicron Designs","author":"henkel","year":"2001","journal-title":"Proceedings of Design Automation Conference (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1997.621202"},{"article-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"1999","author":"parhi","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/53.45968"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1996.599075"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.723029"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.748190"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/78.969511"},{"key":"ref5","first-page":"369","article-title":"Implemnetation of a Low Power 128 point FFT Processor","author":"jia","year":"1998","journal-title":"Proc 5th Int Conf Solid-State Integr Circuit Technol"},{"key":"ref8","first-page":"vi-199","article-title":"A Novel Methodology for power consumption reduction in a class of DSP lgorithms","author":"masselos","year":"1998","journal-title":"Proc IEEE Int Symp Circuits System"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.805757"},{"article-title":"Digital Signal Processing, Principles, Algorithms, and Applications, 3\/e","year":"2003","author":"proakis","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030347"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774872.pdf?arnumber=5774872","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:09:11Z","timestamp":1490072951000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774872\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774872","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}