{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T06:09:41Z","timestamp":1757311781639,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774891","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T17:30:45Z","timestamp":1306517445000},"page":"584-587","source":"Crossref","is-referenced-by-count":9,"title":["Low voltage regulated cascode current mirrors suitable for sub-1V operation"],"prefix":"10.1109","author":[{"given":"Prateek","family":"Vajpayee","sequence":"first","affiliation":[]},{"given":"A.","family":"Srivastava","sequence":"additional","affiliation":[]},{"given":"S.S.","family":"Rajput","sequence":"additional","affiliation":[]},{"given":"G.K.","family":"Sharma","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2006.373642"},{"journal-title":"Regulated cascode amplifier with controlled saturation","year":"2005","author":"ross","key":"ref3"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1049\/ip-cds:20010441","article-title":"low voltage, low power, high performance current mirror for portable analogue and mixed mode applications","volume":"148","author":"rajput","year":"2001","journal-title":"Circuits Devices and Systems IEE Proceedings-"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2009.5395981"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2002.999703"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabey","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.50316"},{"journal-title":"Analog Design Essentials","year":"2006","author":"sansen","key":"ref2"},{"key":"ref9","volume":"1","author":"baker","year":"1998","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00161305"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774891.pdf?arnumber=5774891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T00:54:33Z","timestamp":1497920073000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774891","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}