{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:47:04Z","timestamp":1729666024929,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774904","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T17:30:45Z","timestamp":1306517445000},"page":"983-986","source":"Crossref","is-referenced-by-count":8,"title":["An ANN Majority Logic Gate (MLG) using Single Electron Nano-Devices"],"prefix":"10.1109","author":[{"given":"Sameh Ebrahim","family":"Rehan","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"e.46","DOI":"10.21608\/bfemu.2006.198860","article-title":"A Novel 4-Neuron Hopfield ANN Using Single Electron Tunneling (SET) Technology","volume":"31","author":"rehan","year":"2006","journal-title":"Mansoura Engineering Journal (MEJ)"},{"key":"ref3","article-title":"Single-Electron Transistors (SET): Literature Review","author":"rasmi","year":"2005","journal-title":"Jurnal Penyelidikan Dan Pendidikan Kejuruteraan"},{"key":"ref6","first-page":"e.79","article-title":"An 8-Bit Full-Adder Implementation Using Single Electron Tunneling (SET)","volume":"32","author":"almetwaly","year":"2007","journal-title":"Mansoura Engineering Journal (MEJ)"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"e.18","DOI":"10.21608\/bfemu.2021.198699","article-title":"An 8-Bit DAC Implementation Using Single Electron Tunneling (SET) Technology","volume":"31","author":"rehan","year":"2006","journal-title":"Mansoura Engineering Journal (MEJ)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NEMS.2007.352018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2001.923145"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.752518"},{"journal-title":"International Technology Roadmap for Semiconductors Process Integration Devices and Structure","year":"2009","key":"ref1"},{"journal-title":"SIMON 2 0 (SIMulation Of Nanostructures)","year":"0","author":"wasshuber","key":"ref9"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774904.pdf?arnumber=5774904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,24]],"date-time":"2021-11-24T09:03:52Z","timestamp":1637744632000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774904","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}