{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T05:45:03Z","timestamp":1749015903222,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774934","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"1147-1150","source":"Crossref","is-referenced-by-count":3,"title":["Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device"],"prefix":"10.1109","author":[{"given":"F.","family":"Salehuddin","sequence":"first","affiliation":[]},{"given":"I.","family":"Ahmad","sequence":"additional","affiliation":[]},{"given":"F.A.","family":"Hamid","sequence":"additional","affiliation":[]},{"given":"A.","family":"Zaharim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"461","article-title":"Simulation of Fabrication Process VDMOSFET Transistor Using Silvaco Software","volume":"29","author":"abdullah","year":"2009","journal-title":"European Journal of Scientific Research"},{"key":"ref3","first-page":"204","author":"wang","year":"2005","journal-title":"Precision Control of Halo Implantation for Scaling-down ULSI Manufacturing"},{"key":"ref10","first-page":"811","article-title":"Mathematical model for quality cost optimization, Robotics and Computer-integrated Manufacturing","volume":"24","author":"naidu","year":"2008","journal-title":"International Conference on Flexible Automation and Intelligent Manufacturing"},{"journal-title":"Characterizing Cobalt Silicide and Gate Dielectric Thickness in 65nm NMOS Device","year":"2007","author":"elgomati","key":"ref6"},{"journal-title":"Quality Engineering Using Robust Design","year":"1998","author":"phadke","key":"ref11"},{"key":"ref5","article-title":"Application of Taguchi Method for the Optimization of Resistance Spot Welding Process","volume":"34","author":"esme","year":"2009","journal-title":"The Arabian Journal for Science and Engineering"},{"key":"ref8","article-title":"Optimization of Device Performance Using Semiconductor TCAD Tools","author":"goel","year":"1995","journal-title":"Silvaco International Product Description Silvaco International"},{"journal-title":"Optimization of pMOS 65nm Using Taguchi Method","year":"2007","author":"hamida","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(98)00048-1"},{"journal-title":"ITRS 2007","year":"0","key":"ref9"},{"key":"ref1","first-page":"100","article-title":"Vth Control by Halo Implantation using the SEN's MIND System","author":"ninomiya","year":"2009","journal-title":"The 9th International Workshop on Junction Technology"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774934.pdf?arnumber=5774934","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:18:33Z","timestamp":1490073513000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774934\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774934","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}