{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:05:10Z","timestamp":1725573910202},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774947","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T17:30:45Z","timestamp":1306517445000},"page":"212-215","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing APT product in MBFA topologies"],"prefix":"10.1109","author":[{"given":"Prashant","family":"Garg","sequence":"first","affiliation":[]},{"given":"Neeraj","family":"Chasta","sequence":"additional","affiliation":[]},{"given":"Mohit","family":"Maheshwari","sequence":"additional","affiliation":[]},{"given":"Dipankar","family":"Nagchoudhuri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2009.02.001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.988727"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/elex.6.553"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1587\/elex.5.744"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1587\/elex.5.610"},{"key":"ref7","first-page":"626","article-title":"The Design of a High-Performance Full Adder Cell by Combining Common Digital Gates and Majority Function","author":"navi","year":"2008","journal-title":"Eur J Sci Res"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808446"},{"journal-title":"Digital Integrated Circuits (A Design Perspective)","year":"1996","author":"rabaey","key":"ref1"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774947.pdf?arnumber=5774947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:22:16Z","timestamp":1490088136000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774947","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}