{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:01:01Z","timestamp":1759147261336},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774949","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"260-263","source":"Crossref","is-referenced-by-count":3,"title":["A 9T subthreshold SRAM bitcell with data-independent bitline leakage for improved bitline swing and variation tolerance"],"prefix":"10.1109","author":[{"given":"Qi","family":"Li","sequence":"first","affiliation":[]},{"given":"Tony T.","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"628629","article-title":"A 256k subthrehsold SRAM using 65nm CMOS","author":"calhoun","year":"2006","journal-title":"International Solid-State Circuits Conference"},{"key":"ref3","first-page":"128","article-title":"Stable SRAM Cell Design for the 32nm Node and Beyond","author":"chang","year":"2005","journal-title":"Symposium on VLSI Technology"},{"key":"ref6","first-page":"328","article-title":"A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy","author":"verma","year":"2007","journal-title":"International Solid-State Circuits Conference"},{"key":"ref5","first-page":"330","article-title":"A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual-Ground Replica Scheme","author":"kim","year":"2007","journal-title":"International Solid-State Circuits Conference"},{"key":"ref8","first-page":"324","article-title":"A 1.1GHz 12uA\/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications","author":"wang","year":"2007","journal-title":"International Solid-State Circuits Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257157"},{"key":"ref2","first-page":"292","article-title":"A 180-mV subthreshold FFT processor using a minimum energy design methodology","author":"wang","year":"2004","journal-title":"International Solid-State Circuits Conference"},{"key":"ref9","first-page":"407","article-title":"A Voltage Scalable 0.26V, 64kb 8T SRAM with Vmin Lowering Techniques and Deep Sleep Mode","author":"kim","year":"2008","journal-title":"Custom Integrated Circuit Conference"},{"key":"ref1","first-page":"154","article-title":"A 2.60pJ\/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency","author":"zhai","year":"2001","journal-title":"Symposium on VLSI Circuits"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774949.pdf?arnumber=5774949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:22:17Z","timestamp":1490073737000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774949","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}