{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:18:24Z","timestamp":1730197104548,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5774997","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T17:30:45Z","timestamp":1306517445000},"page":"1183-1186","source":"Crossref","is-referenced-by-count":3,"title":["A low-latency GALS interface implementation"],"prefix":"10.1109","author":[{"given":"Yuan-Teng","family":"Chang","sequence":"first","affiliation":[]},{"given":"Wei-Che","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hung-Yue","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Wei-Min","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Chang-Jiu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Fu-Chiung","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"20","article-title":"ARM996HS Synthesizable CPU with Clockless Technology","volume":"5","author":"bink","year":"2006","journal-title":"Information Quarterly"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref6","first-page":"543","article-title":"A Quasi-Delay-Insensitive Microprocessor Core Implementation for Microcontrollers","volume":"25","author":"chen","year":"2009","journal-title":"Journal of Information Science and Engineering"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2002.1179067"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref8","article-title":"Performance and power analysis of globally asynchronousl locally synchronous multiprocessor systems","volume":"0","author":"yu","year":"2006","journal-title":"IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"ref7"},{"article-title":"An Introduction to Asynchronous Circuit Design","year":"1997","author":"davis","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563543"},{"key":"ref1","first-page":"62","author":"sutherland","year":"2002","journal-title":"Computers Without Clocks"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05774997.pdf?arnumber=5774997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:14:22Z","timestamp":1490087662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5774997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5774997","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}