{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:51:12Z","timestamp":1725497472601},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5775008","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"1191-1194","source":"Crossref","is-referenced-by-count":0,"title":["B*-tree based variability-aware floorplanning"],"prefix":"10.1109","author":[{"given":"Wenjuan","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Shefali","family":"Srivastava","sequence":"additional","affiliation":[]},{"given":"Yajun","family":"Ha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1145\/370155.370390","article-title":"A statistical static timing analysis considering correlations between delays","author":"tsukiyama","year":"2001","journal-title":"Proceedings ASP-DAC"},{"key":"ref11","first-page":"348","article-title":"Computation and refinement of statistical bounds on circuit delay","author":"agarwal","year":"2003","journal-title":"Proc ACM\/IEEE DAC"},{"journal-title":"Interval Analysis","year":"1966","author":"moore","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.5540\/tema.2003.04.03.0297"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by Simulated Annealing","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref4","first-page":"764","article-title":"TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans","author":"lin","year":"2001","journal-title":"38th DAC'01"},{"key":"ref3","first-page":"8","article-title":"Corner Block List: An effective and efficient topological representation of non-slicing floorplan","author":"hong","year":"2000","journal-title":"ICCAD'00"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569870"},{"key":"ref5","first-page":"472","article-title":"Rectangle-Packing Based Module Placement","author":"murata","year":"1995","journal-title":"ICCAD'95"},{"key":"ref8","article-title":"Statistical delay calculation, a linear time method","author":"berkelaar","year":"0","journal-title":"Personal communication"},{"key":"ref7","first-page":"271","article-title":"Statistical delay computation considering spatial correlations","author":"agarwal","year":"2003","journal-title":"Proceedings ASP-DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337541"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref9","first-page":"556","article-title":"A general probabilistic framework for worst case timing analysis","author":"orshansky","year":"2002","journal-title":"Proc ACM\/IEEE DAC"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05775008.pdf?arnumber=5775008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:54:20Z","timestamp":1497905660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5775008\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5775008","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}