{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:42:48Z","timestamp":1775608968334,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5775017","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"648-651","source":"Crossref","is-referenced-by-count":2,"title":["A 3-GHz, 22-ps\/dec dynamic comparator using negative resistance combined with input pair"],"prefix":"10.1109","author":[{"given":"Bo-Wei","family":"Chen","sequence":"first","affiliation":[]},{"given":"Jen-Peng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chia-Ming","family":"Tsai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref6","first-page":"328","article-title":"A 65nm CMOS Comparator with Modified Latch to Achieve 7GHz\/1.3mW at 1.2V and 700MHz\/$47\\mu {\\rm W}$ at 0.6V","author":"goll","year":"2009","journal-title":"IEEE ISSCC Digest of Technical Papers"},{"key":"ref5","first-page":"314","article-title":"A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time","author":"schinkel","year":"2007","journal-title":"IEEE ISSCC Digest of Technical Papers"},{"key":"ref8","first-page":"269","article-title":"A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs","author":"miyahar","year":"2008","journal-title":"A-SSCC Dig Tech Papers"},{"key":"ref7","first-page":"506","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref2","first-page":"266","article-title":"A Self-Background Calibrated 6b 2.7GS\/s ADC with Cascade-Calibrated Folding-Interpolating Architecture","author":"nakajima","year":"2009","journal-title":"IEEE Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280860"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","location":"Kuala Lumpur, Malaysia","start":{"date-parts":[[2010,12,6]]},"end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05775017.pdf?arnumber=5775017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:09:33Z","timestamp":1490072973000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5775017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5775017","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}