{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:18:31Z","timestamp":1730197111233,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5775046","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"468-471","source":"Crossref","is-referenced-by-count":2,"title":["A monolithic 2<sup>nd<\/sup>-order boundary controller for buck converter with fast transient response"],"prefix":"10.1109","author":[{"given":"Man Pun","family":"Chan","sequence":"first","affiliation":[]},{"given":"Philip K. T.","family":"Mok","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"25","article-title":"Fast transient technique (FTT) in buck current-mode DC-DC converters for low-voltage SoC systems","author":"lin","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2007.907169"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/PESC.2005.1581927"},{"key":"ref6","first-page":"21","article-title":"A 90–240MHz hysteretic controlled DC-DC buck converter with digital PLL frequency locking","author":"li","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCSI.2005.852483"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2008.917533"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCSII.2005.850411"},{"key":"ref7","first-page":"446","article-title":"Digitally assisted quasi-V2 hysteretic buck converter with fixed frequency and without using large-ESR capacitor","volume":"447a","author":"su","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"year":"2009","journal-title":"OMAP3515\/03 Applications Processor datasheet","key":"ref2"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TPEL.2007.900549"},{"year":"2009","journal-title":"PXA320 Processor Series design guide","key":"ref1"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05775046.pdf?arnumber=5775046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:03:16Z","timestamp":1490072596000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5775046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5775046","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}