{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:18:33Z","timestamp":1730197113752,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5775072","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"532-535","source":"Crossref","is-referenced-by-count":0,"title":["Power efficient column operation-based message-passing schedule for regular ldpc decoder"],"prefix":"10.1109","author":[{"given":"Eun Ji","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myung Hun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myung Hoon","family":"Sunwoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"IEEE 802 11n™\/D2 00","article-title":"Draft standard part 11: Wireless LAN medium access control and physical layer specifications: Enhancement for higher throughput","year":"2007","key":"ref4"},{"key":"ref3","article-title":"Digital Video Broadcasting (DVB); Second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broadband satellite applications","volume":"1","year":"2006","journal-title":"ETSI EN 302 307"},{"key":"ref10","article-title":"ASIC implementation of LDPC decoder accelerating message-passing schedule","author":"shimizu","year":"2006","journal-title":"Student Design Contest in Proc IEEE Int Solid State Circuits Conference (ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2004.1312997"},{"journal-title":"Digital Integrated Circuits","year":"2003","author":"rabaey","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.987093"},{"key":"ref8","first-page":"2233","article-title":"Improving the hardware utilization efficiency of partially parallel LDPC decoder with scheduling and sub-matrix decomposition","author":"jie-jin","year":"2009","journal-title":"Proc ISCAS"},{"key":"ref7","first-page":"5778","article-title":"Scheduling algorithm for partially parallel architecture of LDPC decoder by matrix permutation","author":"park","year":"2004","journal-title":"Proc IEEE Int Symp On Circuits and Systems (ISCAS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref9","first-page":"3177","article-title":"High-performance scheduling algorithm for partially parallel LDPC decoder","author":"zhan","year":"2008","journal-title":"Proc IEEE Int Conf on Acoustics Speech and Signal Processing (ICASSP)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05775072.pdf?arnumber=5775072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:09:30Z","timestamp":1490072970000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5775072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5775072","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}