{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:36:01Z","timestamp":1729629361154,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5775082","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"536-539","source":"Crossref","is-referenced-by-count":1,"title":["Synchronization and power integrity issues in 3-D ICs"],"prefix":"10.1109","author":[{"given":"Vasilis F.","family":"Pavlidis","sequence":"first","affiliation":[]},{"given":"Hu","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Ioannis","family":"Tsioutsios","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.974905"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594303"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811107"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911763"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364459"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306577"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306539"},{"key":"ref17","first-page":"205","article-title":"Power Delivery for 3D Chip Stacks: Digital Modeling and Design Implication","author":"haung","year":"2007","journal-title":"Proc IEEE Electrical Performance Electronic Packaging"},{"journal-title":"The International Technology Road Map for Semiconductors (ITRS)","year":"2007","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796477"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"856","DOI":"10.1109\/JSSC.2010.2040310","article-title":"3-D System Integration of Processor and Multi-stacked SRAMs Using Inductive-Coupling Link","volume":"45","author":"kaen","year":"2010","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"ref8","first-page":"21.2.1","article-title":"A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessor","author":"lewis","year":"2007","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"ref7","first-page":"651","article-title":"Clock Distribution Networks for 3-D Integrated Circuits","author":"pavlidis","year":"2008","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"journal-title":"Three-Dimensional Integrated Circuit Design","year":"2009","author":"pavlidis","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687433"},{"journal-title":"IBM-PLACE Benchmarks (version 1 0)","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537035"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077651"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05775082.pdf?arnumber=5775082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:54:19Z","timestamp":1497905659000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5775082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5775082","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}