{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:37:53Z","timestamp":1725611873627},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5775083","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"540-543","source":"Crossref","is-referenced-by-count":3,"title":["Architectural benefits and design challenges for three-dimensional integrated circuits"],"prefix":"10.1109","author":[{"given":"Jing","family":"Xie","sequence":"first","affiliation":[]},{"given":"Jishen","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Xiangyu","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007472"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.50"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1145\/1394608.1382135","article-title":"Corona: System implications of emerging nanophotonic technology","author":"vantrease","year":"2008","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"journal-title":"Three-Dimensional Integrated Circuit Design EDA Design and Microarchitectures","year":"2009","author":"xie","key":"ref3"},{"key":"ref6","first-page":"1","article-title":"Evaluation of fine grain 3D integrated arithmetic units","author":"egawa","year":"2009","journal-title":"Proc of the International Conference on Systems Integration"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306565"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"Design and management of 3D chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.60"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"ref22","first-page":"30","article-title":"A low-radix and low-diameter 3D interconnection network design","author":"xu","year":"2009","journal-title":"Proceedings of International Symposium on High Performance Computer Architecture"},{"key":"ref21","first-page":"251","article-title":"MIRA: A multi-layered on-chip interconnect router architecture","author":"dongkook","year":"2008","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071456"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05775083.pdf?arnumber=5775083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:54:19Z","timestamp":1497905659000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5775083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5775083","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}