{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:16:55Z","timestamp":1725484615918},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5775085","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"716-719","source":"Crossref","is-referenced-by-count":0,"title":["Asynchronous multi-channel ADC and DSP processor interface"],"prefix":"10.1109","author":[{"given":"Nennie Farina","family":"Mahat","sequence":"first","affiliation":[]},{"given":"Lam Kien","family":"Sieng","sequence":"additional","affiliation":[]},{"given":"Muhamad Khairol","family":"Ab Rani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2002080"},{"year":"2006","key":"ref3"},{"key":"ref10","article-title":"Asynchronous ADC\/microprocessor interface","author":"zhu","year":"2004","journal-title":"Proc 2nd Annu IEEE Northeast Workshop on Circuits and Systems (NEWCAS 2004)"},{"key":"ref6","article-title":"Simulation and synthesis techniques for asynchronous FIFO design","author":"cummings","year":"2002","journal-title":"Synopsys Users Group (SNUG)"},{"year":"2005","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/ISSOC.2004.1411164","article-title":"A synthesizable RTL design of asynchronous FIFO","author":"wang","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on System-on-Chip"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2006.311069"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.1993.522771"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/ASYNC.2000.837024","article-title":"Low-latency asynchronous FIFO's using token rings","author":"chelcea","year":"2000","journal-title":"Proc 6th Int Symp Advanced Res Asynchronous Circuits and Systems (ASYNC'00)"},{"key":"ref1","article-title":"Efficient realisation of a combined D\/A and A\/D interface for DSP processors","author":"hodgkiss","year":"1989","journal-title":"Advanced A\/D and D\/A Conversion Techniques and Applications IEE Colloquium on"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05775085.pdf?arnumber=5775085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:54:19Z","timestamp":1497905659000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5775085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5775085","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}