{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:21:33Z","timestamp":1743063693978},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/apccas.2010.5775087","type":"proceedings-article","created":{"date-parts":[[2011,5,27]],"date-time":"2011-05-27T13:30:45Z","timestamp":1306503045000},"page":"544-547","source":"Crossref","is-referenced-by-count":36,"title":["Challenges in testing TSV-based 3D stacked ICs: Test flows, test contents, and test access"],"prefix":"10.1109","author":[{"given":"Erik Jan","family":"Marinissen","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966695"},{"key":"ref33","first-page":"161","article-title":"Design and Measurements of Test Element Group Wafer Thinned to 10?m for 3D System in Package","author":"ikeda","year":"2004","journal-title":"Proceedings IEEE International Conference on Microelectronic Test Structures"},{"key":"ref32","first-page":"130","article-title":"8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology","author":"kang","year":"2009","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref31","first-page":"52","article-title":"Interconnect Testing with Boundary Scan","author":"wagner","year":"1987","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"ref30","first-page":"83","article-title":"Electronic Chip-in-Place Test","author":"goel","year":"1982","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090751"},{"key":"ref36","first-page":"1","article-title":"Through-Silicon Via and Die Stacking Technologies for Micro Systems Integration","author":"beyne","year":"2008","journal-title":"Proceedings IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387391"},{"key":"ref34","first-page":"282","article-title":"Impact of Thinning and Packaging on a Deep Sub-Micron CMOS Product","author":"perry","year":"2009","journal-title":"Electronic Workshop Digest of DATE 2009 Friday Workshop on 3D Integration"},{"key":"ref10","first-page":"1083","article-title":"Enabling 10 $\\mu {\\rm m}$ Pitch Hybrid Cu-Cu IC Stacking with Through-Silicon Vias","author":"huyghebaert","year":"2010","journal-title":"Electronic Components and Technology Conference (ECTC)"},{"key":"ref40","doi-asserted-by":"crossref","DOI":"10.1109\/3DIC.2010.5751450","article-title":"3D DtT Architecture for Pre-Bond and Post-Bond Testing","author":"marinissen","year":"2010","journal-title":"Proceedings IEEE International Conference on 3D System Integration (3DIC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074213"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306573"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2010.5466836"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2010.5466841"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416563"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306521"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419823"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2009.5335663"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1188257"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.80"},{"article-title":"Handbook of 3D Integration - Technology and Applications of 3D Integrated Circuits","year":"2008","author":"garrou","key":"ref3"},{"key":"ref6","first-page":"1","article-title":"Factors Affecting Copper Filling Process Within High Aspect Ratio Deep Vias for 3D Chip Stacking","author":"kim","year":"2006","journal-title":"Electronic Components and Technology Conference (ECTC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223950"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2007.4469740"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299568"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490698"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6107-1"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512785"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"}],"event":{"name":"APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2010,12,6]]},"location":"Kuala Lumpur, Malaysia","end":{"date-parts":[[2010,12,9]]}},"container-title":["2010 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5767825\/5774732\/05775087.pdf?arnumber=5775087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T20:54:20Z","timestamp":1497905660000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5775087\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/apccas.2010.5775087","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}