{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:05:03Z","timestamp":1729616703986,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/apccas.2012.6418984","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:53:42Z","timestamp":1359586422000},"page":"112-115","source":"Crossref","is-referenced-by-count":1,"title":["A low-power sense amplifier for adiabatic memory using memristor"],"prefix":"10.1109","author":[{"given":"Yuki","family":"Urata","sequence":"first","affiliation":[]},{"given":"Yasuhiro","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Toshikazu","family":"Sekine","sequence":"additional","affiliation":[]},{"given":"Nazrul Anuar","family":"Nayan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818139"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/4.839914"},{"key":"16","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/ASIC.2000.880671","article-title":"The ideal SoC memory: 1T-SRAM TM","author":"leung","year":"2000","journal-title":"Proc IEEE Int ASIC\/SOC Conf"},{"key":"13","article-title":"Memristor 1T-SRAM with adiabatic driving","author":"takahashi","year":"0","journal-title":"Proc IEEE Int Electron Devices and Materials Symp (IEDMS 2011)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430304"},{"key":"11","first-page":"393","article-title":"Adiabatic SRAM with a large margin of VT variation by controlling the cellpower-line and word-line voltage","author":"nakata","year":"2009","journal-title":"Proc IEEE Int Symp Circuits and Syst (ISCAS)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724542"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687491"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907224"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482465"},{"key":"6","doi-asserted-by":"crossref","first-page":"3640","DOI":"10.1021\/nl901874j","article-title":"Memristor-CMOS hybrid integrated circuits for reconfigurable logic","volume":"9","author":"xia","year":"2009","journal-title":"Nano Lett"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510933"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488786"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566435"}],"event":{"name":"APCCAS 2012-2012 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2012,12,2]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2012,12,5]]}},"container-title":["2012 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412846\/6418954\/06418984.pdf?arnumber=6418984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T06:42:50Z","timestamp":1498027370000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6418984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/apccas.2012.6418984","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}