{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:23:17Z","timestamp":1729660997554,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/apccas.2012.6418997","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:53:42Z","timestamp":1359586422000},"page":"164-167","source":"Crossref","is-referenced-by-count":3,"title":["A small die area and high linearity 10-bit capacitive three-level DAC"],"prefix":"10.1109","author":[{"given":"Keigo","family":"Oshiro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"Kanemoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haruichi","family":"Kanaya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Pokharel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keiji","family":"Yoshida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1979.1051264"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.735535"},{"key":"10","first-page":"161","article-title":"An area optimized 2.5-V 10-b 200-MS\/s 200-?A CMOS DAC","author":"nejati","year":"2006","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"journal-title":"The Art of Analog Layout","year":"2005","author":"hastings","key":"7"},{"key":"6","doi-asserted-by":"crossref","first-page":"35002","DOI":"10.1088\/1674-4926\/32\/3\/035002","article-title":"A low power 12-bit 200-kS\/s SAR ADC with a differential time domain comparator","volume":"32","author":"siyu","year":"2011","journal-title":"Journal of Semiconductors"},{"key":"5","article-title":"Tri-level dynamic element matcher allowing reduced reference loading and DAC element reduction","author":"myles","year":"2010","journal-title":"United State Patent"},{"key":"4","article-title":"Pseudo c-2c ladder-based data converter technique","volume":"48","author":"cong","year":"2001","journal-title":"IEEE Trans Circuits Syst II Anal Dig Signal Process"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465895"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284492"},{"key":"11","first-page":"747","article-title":"A 1.2-v, 12-bit, 200msample\/s current-steering d\/a converter in 90-nm cmos","author":"ueno","year":"2005","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2025341"}],"event":{"name":"APCCAS 2012-2012 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2012,12,2]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2012,12,5]]}},"container-title":["2012 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412846\/6418954\/06418997.pdf?arnumber=6418997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T06:42:49Z","timestamp":1498027369000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6418997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/apccas.2012.6418997","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}