{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:35:17Z","timestamp":1725460517198},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/apccas.2012.6419095","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T17:53:42Z","timestamp":1359568422000},"page":"555-558","source":"Crossref","is-referenced-by-count":0,"title":["A memory-efficient architecture for intra predictor and de-blocking filter in video coding system"],"prefix":"10.1109","author":[{"given":"Chia-Lin","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang-Hung","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiuan-Ting","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yi","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"1810","article-title":"An H.264\/AVC decoder with 4x4 block-level pipeline","author":"lin","year":"2005","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"key":"2","article-title":"WD6: Working draft 6 of highefficiency video coding","author":"bross","year":"2011","journal-title":"JCTVC-H1003"},{"year":"2003","journal-title":"Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification","key":"1"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/JSSC.2006.886542"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/JSSC.2006.886537"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISCE.2004.1375974"},{"key":"4","first-page":"2931","article-title":"Architecture design of h.264\/avc decoder with hybrid task pipelining for high definition videos","author":"chen","year":"2005","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"year":"0","key":"8"}],"event":{"name":"APCCAS 2012-2012 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2012,12,2]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2012,12,5]]}},"container-title":["2012 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412846\/6418954\/06419095.pdf?arnumber=6419095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:41:30Z","timestamp":1490114490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6419095\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2012.6419095","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}