{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:21:04Z","timestamp":1725416464132},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/apccas.2012.6419096","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:53:42Z","timestamp":1359586422000},"page":"559-562","source":"Crossref","is-referenced-by-count":0,"title":["Redesign modern IP router chips in a 3D technology"],"prefix":"10.1109","author":[{"given":"Bo","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suoming","family":"Pu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"1999","author":"aweya","journal-title":"IP Router Architecture An Overview","key":"3"},{"key":"2","first-page":"228","article-title":"3D stackable 32nm high-k metal gate soi embedded dram prototype","author":"golz","year":"0","journal-title":"VLSI Circuits (VLSIC) 2011 Symposium on"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1147\/JRD.2008.5388561"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/MDT.2009.105"},{"key":"6","first-page":"1","article-title":"Technology impact analysis for 3D TCAM","author":"chu oh","year":"2009","journal-title":"3DIC"},{"key":"5","article-title":"Power trends and performance characterization of 3d integration","author":"zhang","year":"2001","journal-title":"ISQED"},{"key":"4","first-page":"18","article-title":"Recent results on sizing router buffers","author":"appenzeller","year":"2004","journal-title":"Proc Network Systems Design Conf"},{"key":"9","first-page":"21","article-title":"A power model for routers: Modeling Alpha 21364 and InfiniBand routers","author":"wang","year":"0","journal-title":"High Performance Interconnects 2002 Proceedings 10th Symposium on"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ISVLSI.2009.53"}],"event":{"name":"APCCAS 2012-2012 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2012,12,2]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2012,12,5]]}},"container-title":["2012 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412846\/6418954\/06419096.pdf?arnumber=6419096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:41:30Z","timestamp":1490128890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6419096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/apccas.2012.6419096","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}