{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:55:14Z","timestamp":1725537314370},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/apccas.2012.6419114","type":"proceedings-article","created":{"date-parts":[[2013,1,30]],"date-time":"2013-01-30T22:53:42Z","timestamp":1359586422000},"page":"631-634","source":"Crossref","is-referenced-by-count":0,"title":["Wirelength driven I\/O buffer placement for flip-chip with timing-constrained"],"prefix":"10.1109","author":[{"given":"Nan","family":"Liu","sequence":"first","affiliation":[]},{"given":"Shiyu","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Yoshimura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"421","article-title":"An effecient level-shifter floorplanning method for multi-voltage design","author":"zhang","year":"2011","journal-title":"IEEE International Conference on ASIC"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332401"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917968"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852632"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1987.1157231"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1115\/1.2904377"},{"journal-title":"Design for Packagability The Impace of Bonding and Interconnect Technologies on the Performance of VLSI Die","year":"0","author":"dehkordi","key":"1"},{"key":"10","first-page":"1","article-title":"Timing-constrained i\/o buffer placement for flip-chip designs","author":"chen","year":"2011","journal-title":"Design Automation and Test in Europe"},{"key":"7","first-page":"207","article-title":"Constraint driven I\/O planning and placement for chip-package co-design","author":"xiong","year":"2007","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464978"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118357"},{"key":"4","first-page":"81","article-title":"Comparing flip-chip and wire-bond interconnection technologies","author":"elenius","year":"2000","journal-title":"Chip Scale Review"},{"key":"9","first-page":"341","article-title":"Signal skew aware floorplanning and bumper signal assignment technique for flip-chip","author":"wang","year":"2009","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479806"}],"event":{"name":"APCCAS 2012-2012 IEEE Asia Pacific Conference on Circuits and Systems","start":{"date-parts":[[2012,12,2]]},"location":"Kaohsiung, Taiwan","end":{"date-parts":[[2012,12,5]]}},"container-title":["2012 IEEE Asia Pacific Conference on Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6412846\/6418954\/06419114.pdf?arnumber=6419114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:19:48Z","timestamp":1490127588000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6419114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/apccas.2012.6419114","relation":{},"subject":[],"published":{"date-parts":[[2012,12]]}}}