{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:19:35Z","timestamp":1730197175188,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/apccas.2014.7032766","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:20:39Z","timestamp":1423675239000},"page":"248-251","source":"Crossref","is-referenced-by-count":2,"title":["A floorplan-driven high-level synthesis algorithm with operation chainings using chaining enumeration"],"prefix":"10.1109","author":[{"given":"Kotaro","family":"Terada","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"Yanagisawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nozomu","family":"Togawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.11.004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003700"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.4.150"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e90-a.4.792"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.21"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070162"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"550","DOI":"10.1109\/TCAD.2004.825872","article-title":"Architecture and synthesis for on-chip multi-cycle communication","volume":"23","author":"cong","year":"2004","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.41"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272096"}],"event":{"name":"2014 IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2014,11,17]]},"location":"Ishigaki","end":{"date-parts":[[2014,11,20]]}},"container-title":["2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7021138\/7032694\/07032766.pdf?arnumber=7032766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,12]],"date-time":"2019-04-12T00:58:33Z","timestamp":1555030713000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7032766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/apccas.2014.7032766","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}