{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:24:16Z","timestamp":1729610656283,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/apccas.2014.7032857","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:20:39Z","timestamp":1423693239000},"page":"619-622","source":"Crossref","is-referenced-by-count":0,"title":["Adjacent common centroid placement for analog IC layout design"],"prefix":"10.1109","author":[{"given":"Kenichiro","family":"Murotatsu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kunihiro","family":"Fujiyoshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480159"},{"key":"ref11","first-page":"472","article-title":"Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan","author":"hong","year":"2000","journal-title":"Proc ICCAD"},{"key":"ref12","first-page":"3148","article-title":"An Improved Method of Convex Rectilinear Block Packing Based on Sequence-Pair","volume":"e86 a","author":"wakata","year":"2003","journal-title":"IEICE Trans Fundamentals"},{"key":"ref13","first-page":"243","article-title":"On handling cell placement with exclusive adjacent symmetry constraints for analog IC layout design","author":"asano","year":"2010","journal-title":"Proc SASIMI2010"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TCAD.2003.810748","article-title":"A linear programming-based algorithm for floorplanning in VLSI design","volume":"22","author":"kim","year":"2003","journal-title":"IEEE Trans CAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681591"},{"key":"ref3","first-page":"2094","article-title":"A novel capacitor placement strategy in asccot: Automatic layouter for switched-capacitor circuits","author":"kaneko","year":"1993","journal-title":"Proc IEEE ISCAS"},{"key":"ref6","first-page":"579","article-title":"Analog Placement with Common Centroid Constraints","author":"ma","year":"2007","journal-title":"Proc of ICCAD '07"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024847"},{"key":"ref8","first-page":"334","article-title":"A method of analog IC placement with common centroid constraints","author":"ue","year":"2012","journal-title":"Proc SASIMI"},{"key":"ref7","first-page":"353","article-title":"Analog Placement with Common Centroid and 1-D Symmetry Constraints","author":"xiao","year":"2009","journal-title":"Proc ASPDAC '09"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052250"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.284714"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908393"}],"event":{"name":"2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2014,11,17]]},"location":"Ishigaki, Japan","end":{"date-parts":[[2014,11,20]]}},"container-title":["2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7021138\/7032694\/07032857.pdf?arnumber=7032857","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:21:56Z","timestamp":1498195316000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032857\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/apccas.2014.7032857","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}