{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:57:01Z","timestamp":1725631021031},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/apccas.2014.7032860","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T22:20:39Z","timestamp":1423693239000},"page":"631-634","source":"Crossref","is-referenced-by-count":3,"title":["Design of low power and improved t<inf>latch<\/inf> comparator for SAR ADC"],"prefix":"10.1109","author":[{"given":"Iffa","family":"Sharuddin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.875308"},{"article-title":"Low-power high-speed low-offset fully dynamic CMOS latched comparator","year":"2010","author":"heung jun","key":"ref3"},{"article-title":"Design and evaluation of an ultra-low power successive approximation ADC","year":"2009","author":"zhang","key":"ref6"},{"article-title":"A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology","year":"2011","author":"hedayati","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"ref2","first-page":"-4i","article-title":"A 9-bit 100MS\/s tri-level charge redistribution SAR ADC with asymmetric CDAC array","author":"zhu","year":"2012","journal-title":"Proc Int Symp VLSI Design Automation and Test (VLSI-DAT) 2012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2014.6920858"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2030357"}],"event":{"name":"2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2014,11,17]]},"location":"Ishigaki, Japan","end":{"date-parts":[[2014,11,20]]}},"container-title":["2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7021138\/7032694\/07032860.pdf?arnumber=7032860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:28:17Z","timestamp":1490315297000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/apccas.2014.7032860","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}