{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:07:59Z","timestamp":1725444479545},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/apccas.2014.7032873","type":"proceedings-article","created":{"date-parts":[[2015,2,11]],"date-time":"2015-02-11T17:20:39Z","timestamp":1423675239000},"page":"683-686","source":"Crossref","is-referenced-by-count":0,"title":["Highly reliable single-ended current-mode circuit for an inter-chip asynchronous communication link"],"prefix":"10.1109","author":[{"given":"Akira","family":"Mochizuki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirokatsu","family":"Shirahama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoya","family":"Onizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"55","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc 1991 University of California\/Santa Cruz Conference on Advanced Research in VLSI"},{"key":"ref11","first-page":"258","article-title":"A scalable 32Gb\/s parallel data transceiver with on-chip timing calibration circuits","author":"yang","year":"2000","journal-title":"Proc 2000 IEEE ISSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.67"},{"journal-title":"National Semiconductor LVDS Owner's Manual","year":"2008","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2014.20"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2013LOP0024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199175"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909339"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865522"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2012.20"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.20"},{"key":"ref7","first-page":"104","article-title":"Adaptive network-on-chip with wave-front train serialization scheme","author":"lee","year":"2005","journal-title":"Proc 2005 Symp VLSI Circuits"},{"key":"ref2","article-title":"Networks on Chips: Technology and Tools (Systems on Silicon)","author":"micheli","year":"2006","journal-title":"Morgan Kaufmann"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020859"}],"event":{"name":"2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2014,11,17]]},"location":"Ishigaki, Japan","end":{"date-parts":[[2014,11,20]]}},"container-title":["2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7021138\/7032694\/07032873.pdf?arnumber=7032873","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T20:53:40Z","timestamp":1490302420000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7032873\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas.2014.7032873","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}