{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:59:27Z","timestamp":1729673967677,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7803923","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T16:22:50Z","timestamp":1484151770000},"page":"164-167","source":"Crossref","is-referenced-by-count":2,"title":["Architectural modeling of a multi-tone\/single-sideband serial link transceiver for lossy wireline data links"],"prefix":"10.1109","author":[{"given":"Gain","family":"Kim","sequence":"first","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"228","article-title":"A 5.9 mW\/Gb\/s 7 Gb\/s\/pin 8-lane single-ended RX with crosstalk cancellation scheme using a XCTLE and 56-tap XDFE in 32 nm SOI CMOS","author":"cevrero","year":"2015","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164709"},{"key":"ref13","article-title":"Architectural modeling of a single-sideband wireline serial data transceiver for multi-drop I\/O","author":"kim","year":"2016","journal-title":"IEEE 12th Conference on Ph D Research in Microelectronics and Electronics (PRIME 2016)"},{"journal-title":"IEEE","article-title":"IEEE P802.3bj 100 Gb\/s backplane and copper cable task force channel data","year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539208"},{"key":"ref6","first-page":"455","article-title":"A 3.5 pJ\/bit 8-tap-feed-forward 8-tap-decision feedback digital equalizer for 16Gb\/s I\/Os","author":"toifl","year":"2014","journal-title":"Proc Eur Solid State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162465"},{"key":"ref8","article-title":"A 25-Gb\/s multi-standard serial link transceiver for 50-dB loss copper cable in 28-nm CMOS","author":"norimatsu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"992","DOI":"10.1109\/JSSC.2015.2504410","article-title":"A 4 × 9 Gb\/s 1 pJ\/b hybrid NRZ\/multi-tone I\/O with crosstalk and ISI reduction for dense interconnects","volume":"51","author":"gharibdoust","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2483904"},{"key":"ref9","first-page":"210","article-title":"A 2.6mW\/Gbps 12.5Gbps RX with 8-tap switched-cap DFE in 32 nm CMOS","author":"toifl","year":"2011","journal-title":"IEEE Symp VLSI Circuits"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2016,10,25]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07803923.pdf?arnumber=7803923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T04:00:08Z","timestamp":1498363208000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7803923\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7803923","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}