{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:55:56Z","timestamp":1725404156260},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7803965","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T16:22:50Z","timestamp":1484151770000},"page":"325-326","source":"Crossref","is-referenced-by-count":0,"title":["Digital clock data recovery circuit fot S\/PDIF"],"prefix":"10.1109","author":[{"given":"Jonghoon","family":"Kang","sequence":"first","affiliation":[]},{"given":"Chanho","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"432","article-title":"A delay-line based DCO for multimedia applications using digital standard cells only","author":"eric","year":"2003","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref3","article-title":"FPGA-based digital phase-locked loop analysis and implementation","author":"dan","year":"2011","journal-title":"University of Illinois at Urbana-Champaign ACRC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.777104"},{"key":"ref5","first-page":"868","article-title":"Clock data recovery design techniques for E1\/Tl based on direct digital synthesis","author":"paolo","year":"2008","journal-title":"Xilinx Application Note XAPP052"},{"key":"ref8","first-page":"1","article-title":"Digital Audio Interface-Part 3: Consumer Applications","year":"2008","journal-title":"KS C IEC 60958–1"},{"key":"ref7","first-page":"1","article-title":"Digital Audio Interface-Part 3: Consumer Applications","year":"2008","journal-title":"IEC 60958-d"},{"key":"ref2","first-page":"404","article-title":"An Adaptive-Bandwidth Referenceless CDR with Small-area Coarse and Fine Frequency Detectors","author":"hye-jung","year":"2015","journal-title":"Semiconductor Science and Technology 15"},{"key":"ref1","first-page":"268","article-title":"A 1.62 Gb\/s-2.7 Gb\/s referenceless transceiver for displayport v1. 1a with weighted phase and frequency detection","author":"junyoung","year":"2013","journal-title":"Circuits Systems I Regular Papers IEEE Trans"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2016,10,25]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07803965.pdf?arnumber=7803965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,1,21]],"date-time":"2017-01-21T00:08:55Z","timestamp":1484957335000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7803965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7803965","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}