{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:19:12Z","timestamp":1725466752953},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7803977","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T16:22:50Z","timestamp":1484151770000},"page":"366-369","source":"Crossref","is-referenced-by-count":1,"title":["Yield and power improvement method by post-silicon delay tuning and technology mapping"],"prefix":"10.1109","author":[{"given":"Hayato","family":"Mashiko","sequence":"first","affiliation":[]},{"given":"Yukihide","family":"Kohira","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"159","article-title":"A Tuning Method of Programmable Delay Element with Two Values for Yield Improvement","author":"mashiko","year":"2013","journal-title":"SASIMI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E97.A.2443"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E97.A.2459"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E99.A.1366"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"journal-title":"CPLEX 12 1","year":"0","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.824706"},{"key":"ref3","first-page":"1204","article-title":"An Evolvable-Hardware-Based Clock Timing Architecture Towards GigaHz Digital Systems","author":"takahashi","year":"1999","journal-title":"AAAI Genetic Algorithm and Evolutionary Computation Conf"},{"key":"ref6","first-page":"611","article-title":"A Yield Improvement Methodology Using Pre-and Post-Silicon Statistical Clock Scheduling","author":"tsai","year":"2004","journal-title":"SMC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HIS.2008.139"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.9.2322"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700565"},{"article-title":"Statistical Analysis and Optimization for VLSI: Timing and Power","year":"2005","author":"srivastava","key":"ref2"},{"key":"ref1","article-title":"Design for Manufacturing in the Sub-64 nm Era","author":"scheffer","year":"2005","journal-title":"DAC Tutorial"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271463"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2016,10,25]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07803977.pdf?arnumber=7803977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,1,21]],"date-time":"2017-01-21T00:13:04Z","timestamp":1484957584000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7803977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7803977","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}