{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:06:11Z","timestamp":1730196371963,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7803991","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T21:22:50Z","timestamp":1484169770000},"page":"418-420","source":"Crossref","is-referenced-by-count":5,"title":["A low-complexity fast-locking digital PLL with multi-output bang-bang phase detector"],"prefix":"10.1109","author":[{"given":"Qiwei","family":"Huang","sequence":"first","affiliation":[]},{"given":"Chenchang","family":"Zhan","sequence":"additional","affiliation":[]},{"given":"Jinwook","family":"Burm","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"2300","article-title":"A 0.3-1.4GHz all-digital fractional-N PLL with adaptive loop gain controller","volume":"45","author":"kim","year":"2010","journal-title":"IEEE J Solid-State Circ"},{"key":"ref3","first-page":"88","article-title":"A 2.9-to 4.0 GHz fractional-N digital PLL with bangbang phase detector and 560 fs rms Integrated Jitter at 4.5 mW power","author":"tasca","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"538","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2477575"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2016,10,25]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07803991.pdf?arnumber=7803991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T21:47:19Z","timestamp":1484171239000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7803991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7803991","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}