{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,15]],"date-time":"2025-06-15T04:02:12Z","timestamp":1749960132100,"version":"3.41.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7804003","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T21:22:50Z","timestamp":1484169770000},"page":"461-464","source":"Crossref","is-referenced-by-count":1,"title":["Memory access algorithm for low energy CPU\/GPU heterogeneous systems with hybrid DRAM\/NVM memory architecture"],"prefix":"10.1109","author":[{"given":"Tsai-Kan","family":"Chien","sequence":"first","affiliation":[]},{"given":"Lih-Yih","family":"Chiou","sequence":"additional","affiliation":[]},{"given":"Chieh-Wen","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[]},{"given":"Pei-Hua","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ming-Jinn","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Chih-I","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2228360.2228519"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISSCC.2011.5746281"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2429384.2429400"},{"year":"2015","journal-title":"MT41K1G8 datasheet","article-title":"DDR3L SDRAM","key":"ref8"},{"year":"2009","journal-title":"MT41J512M8 datasheet","article-title":"DDR3 SDRAM","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1145\/2366231.2337207","article-title":"Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems","author":"ausavarungnirun","year":"2012","journal-title":"Proc International Symposium on Computer Architecture (ISCA)"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/MM.2014.10"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2016,10,25]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07804003.pdf?arnumber=7804003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T09:51:18Z","timestamp":1749894678000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7804003\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7804003","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}