{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T01:40:29Z","timestamp":1773538829674,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7804021","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T21:22:50Z","timestamp":1484169770000},"page":"530-533","source":"Crossref","is-referenced-by-count":10,"title":["Machine learning (ML)-based lithography optimizations"],"prefix":"10.1109","author":[{"given":"Seongbo","family":"Shim","sequence":"first","affiliation":[]},{"given":"Suhyeong","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1117\/12.599884"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.814679"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1591","DOI":"10.7873\/DATE.2015.1045","article-title":"A Robust Approach for Process Variation Aware Mask Optimization","author":"jian kuang","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872357"},{"key":"ref14","first-page":"1","article-title":"Photoresist 3D profile related etch process simulation and its application to full chip etch compact modeling","author":"wu","year":"2015","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1117\/12.435649"},{"key":"ref16","first-page":"1","article-title":"Etch proximity correction through machine-learning-driven etch bias model","author":"shim","year":"2016","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref4","first-page":"1","article-title":"Model-based assist features","author":"yenikaya","year":"2009","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1117\/12.2011611"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1117\/12.881472"},{"key":"ref5","first-page":"1","article-title":"Efficient etch bias compensation techniques for accurate on-wafer patterning","author":"salama","year":"2015","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.845962"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1117\/12.746773"},{"key":"ref2","first-page":"1","article-title":"Machine learning (ML)-guided OPC using basis functions of polar Fourier transform","author":"choi","year":"2016","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref1","article-title":"Fast optical and process proximity correction algorithm for integrated circuit manufacturing","author":"cobb","year":"1998"},{"key":"ref9","first-page":"1","article-title":"Optical proximity correction with hierarchical Bayes model","author":"matsunawa","year":"2015","journal-title":"SPIE Advanced Lithography"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Jeju, South Korea","start":{"date-parts":[[2016,10,25]]},"end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07804021.pdf?arnumber=7804021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T12:07:25Z","timestamp":1568722045000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7804021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7804021","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}