{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:54:41Z","timestamp":1725425681110},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7804030","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T21:22:50Z","timestamp":1484169770000},"page":"734-735","source":"Crossref","is-referenced-by-count":0,"title":["Live demonstration: A 128-channel spike sorting processor featuring 0.175 \u03bcW and 0.0033 mm<sup>2<\/sup>per Channel in 65-nm CMOS"],"prefix":"10.1109","author":[{"given":"Seyed Mohammad Ali","family":"Zeinolabedin","sequence":"first","affiliation":[]},{"given":"Anh Tuan","family":"Do","sequence":"additional","affiliation":[]},{"given":"Dongsuk","family":"Jeon","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]},{"given":"Tony Tae-Hyoung","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1162\/089976604774201631"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2116410"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1109\/ISSCC.2008.4523099","article-title":"A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Tansmitter","author":"chae","year":"2008","journal-title":"Solid-State Circuits Conference 2008 ISSCC 2008 Digest of Technical Papers IEEE International"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858479"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2264616"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239096"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.brainresbull.2015.04.007"},{"key":"ref9","article-title":"A 128-Channel Spike Sorting Processor Featuring 0.175 ?W and 0.0033 mm2 per Channel in 65-nm CMOS","author":"zeinolabedin","year":"2016","journal-title":"Symposium on VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2011.941880"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2016,10,25]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07804030.pdf?arnumber=7804030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T08:00:11Z","timestamp":1498377611000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7804030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7804030","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}