{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:19:19Z","timestamp":1729671559371,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7804048","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T21:22:50Z","timestamp":1484169770000},"page":"625-628","source":"Crossref","is-referenced-by-count":5,"title":["On using the cyclically-coupled QC-LDPC codes in future SSDs"],"prefix":"10.1109","author":[{"given":"Qing","family":"Lu","sequence":"first","affiliation":[]},{"given":"Chiu-Wing","family":"Sham","sequence":"additional","affiliation":[]},{"given":"Francis C. M.","family":"Lau","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055250"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.831841"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2004.1361130"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2510619"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATC.2015.7388304"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2014.7032733"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref3","article-title":"LDPC codes for flash channel","author":"hu","year":"2012","journal-title":"Proc Flash Memory Summit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2012.6419075"},{"key":"ref5","article-title":"An LDPC-enabled flash controller in 40 nm CMOS","author":"yeo","year":"2012","journal-title":"Proc Flash Memory Summit"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891098"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2004.836563"},{"key":"ref2","first-page":"243","article-title":"LDPC-in-SSD: making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Presented as part of the 11th USENIX Conference on File and Storage Technologies (FAST 13)"},{"key":"ref1","first-page":"2","article-title":"The bleak future of NAND flash memory","author":"grupp","year":"2012","journal-title":"Proceedings of the 10th USENIX Conference on File and Storage Technologies Ser FAST'12"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"2898","DOI":"10.1109\/TCSI.2008.922024","article-title":"Memory efficient decoder architectures for quasi-cyclic LDPC codes","volume":"55","author":"dai","year":"2008","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2016,10,25]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07804048.pdf?arnumber=7804048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T08:00:14Z","timestamp":1498377614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7804048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7804048","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}