{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:06:27Z","timestamp":1730196387355,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/apccas.2016.7804083","type":"proceedings-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T16:22:50Z","timestamp":1484151770000},"page":"658-661","source":"Crossref","is-referenced-by-count":1,"title":["DeAr: A framework for power-efficient and flexible embedded digital signal processor design"],"prefix":"10.1109","author":[{"given":"Chi-Ming","family":"Lee","sequence":"first","affiliation":[]},{"given":"Yong-Jyun","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Chih-Wei","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yarsun","family":"Hsu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2012.6403142"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2009.933438"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/77626.79170"},{"key":"ref6","first-page":"3438","article-title":"Improving datapath utilization of programmable dsp with composite functional units","author":"ou","year":"2008","journal-title":"Circuits and Systems 2008 ISCAS 2008 IEEE International Symposium On IEEE"},{"journal-title":"Berkeley Design Technology Inc Tech Rep","article-title":"The bdtimark2000: A summary measure of dsp speed","year":"2004","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-4178-5"},{"key":"ref12","first-page":"715","article-title":"Dspstone: A dsp-oriented benchmarking methodology","author":"zivojnovic","year":"1994","journal-title":"Proceedings of the International Conference on Signal Processing Applications and Technology"},{"article-title":"Microprocessor architectures: from vliw to tta","year":"1997","author":"corporaal","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.06.004"},{"key":"ref2","first-page":"375","article-title":"Register organization for media processing","author":"rixner","year":"2000","journal-title":"High-Performance Computer Architecture 2000 HPCA-6 Proceedings Sixth International Symposium on IEEE"},{"key":"ref9","article-title":"Dynamic programming and optimal control","volume":"1","author":"bertsekas","year":"1995","journal-title":"Athena Scientific"},{"key":"ref1","article-title":"Lte-advanced is the real 4g","author":"bleicher","year":"2016","journal-title":"IEEE Spectrum Dec 2013"}],"event":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2016,10,25]]},"location":"Jeju, South Korea","end":{"date-parts":[[2016,10,28]]}},"container-title":["2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7786273\/7803879\/07804083.pdf?arnumber=7804083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T23:55:35Z","timestamp":1484956535000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7804083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/apccas.2016.7804083","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}