{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T02:41:13Z","timestamp":1772678473959,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/apccas.2018.8605563","type":"proceedings-article","created":{"date-parts":[[2019,1,24]],"date-time":"2019-01-24T03:28:04Z","timestamp":1548300484000},"page":"57-60","source":"Crossref","is-referenced-by-count":6,"title":["A Bandwidth-Tracking Self-Biased 5-to-2800 MHz Low-Jitter Clock Generator in 55nm CMOS"],"prefix":"10.1109","author":[{"given":"Naizao","family":"Zhong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Runxi","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunqi","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinghong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2017.8124955"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.848214"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1674-4926\/36\/10\/105007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2016.7799707"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797280"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406906"},{"key":"ref2","first-page":"272","article-title":"15.4 A 20-to-1000MHz 14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS","author":"elkholy","year":"2014","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2009.2014449"},{"key":"ref1","first-page":"250","article-title":"A 0.032mm2 3.1mW synthesized pixel clock generator with 30psrms integrated jitter and 10-to-630MHz DCO tuning range","author":"kim","year":"2013","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers"}],"event":{"name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Chengdu","start":{"date-parts":[[2018,10,26]]},"end":{"date-parts":[[2018,10,30]]}},"container-title":["2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8596720\/8605562\/08605563.pdf?arnumber=8605563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:16:00Z","timestamp":1598235360000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8605563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas.2018.8605563","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}