{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:20:31Z","timestamp":1764433231113},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/apccas.2018.8605606","type":"proceedings-article","created":{"date-parts":[[2019,1,23]],"date-time":"2019-01-23T22:28:04Z","timestamp":1548282484000},"page":"378-381","source":"Crossref","is-referenced-by-count":6,"title":["Benchmark of RRAM based Architectures for Dot-Product Computation"],"prefix":"10.1109","author":[{"given":"Xiaochen","family":"Peng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"451","article-title":"Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect","author":"yu","year":"2015","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539046"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0620"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"ref7","article-title":"Binarized neural network: Training deep neural networks with weights and activations constrained to+ 1 or-1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/IEDM.2017.8268337","article-title":"NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures","author":"chen","year":"2017","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/3140659.3080246","article-title":"In-datacenter performance analysis of a tensor processing unit","author":"jouppi","year":"2017","journal-title":"International Symposium on Computer Architecture (ISCA)"}],"event":{"name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2018,10,26]]},"location":"Chengdu","end":{"date-parts":[[2018,10,30]]}},"container-title":["2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8596720\/8605562\/08605606.pdf?arnumber=8605606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:16:15Z","timestamp":1598220975000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8605606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/apccas.2018.8605606","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}