{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,22]],"date-time":"2026-04-22T17:59:18Z","timestamp":1776880758623,"version":"3.51.2"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/apccas.2018.8605617","type":"proceedings-article","created":{"date-parts":[[2019,1,23]],"date-time":"2019-01-23T22:28:04Z","timestamp":1548282484000},"page":"338-341","source":"Crossref","is-referenced-by-count":10,"title":["Area-Efficient Scheduling Scheme Based FFT Processor for Various OFDM Systems"],"prefix":"10.1109","author":[{"given":"Jeong Keun","family":"Jang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ho","family":"Keun Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myung Hoon","family":"Sunwoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oscar","family":"Gustafsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2182068"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2365586"},{"key":"ref12","author":"oppenheim","year":"1989","journal-title":"Discrete-Time Signal Processing"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117961"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2304664"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PRIMEASIA.2010.5604921"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708789"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180430"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1058","DOI":"10.1109\/TVLSI.2008.2000676","article-title":"Cost-effective triple-mode reconfigurable pipeline FFT\/IFFT\/2-D DCT processor","volume":"16","author":"lin","year":"2008","journal-title":"IEEE Trans on Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2011.6190157"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206798"},{"key":"ref2","author":"garrido","year":"2018","journal-title":"Hardware architectures for the fast Fourier transform"},{"key":"ref1","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920320"}],"event":{"name":"2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Chengdu","start":{"date-parts":[[2018,10,26]]},"end":{"date-parts":[[2018,10,30]]}},"container-title":["2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8596720\/8605562\/08605617.pdf?arnumber=8605617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T23:52:38Z","timestamp":1598226758000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8605617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas.2018.8605617","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}