{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T14:24:59Z","timestamp":1756995899884,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/apccas47518.2019.8953157","type":"proceedings-article","created":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T01:40:02Z","timestamp":1578620402000},"page":"317-320","source":"Crossref","is-referenced-by-count":5,"title":["A Zero-Gating Processing Element Design for Low-Power Deep Convolutional Neural Networks"],"prefix":"10.1109","author":[{"given":"Lin","family":"Ye","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinghao","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"Yanagisawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youhua","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"ref11","first-page":"1","article-title":"UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition","author":"hedge","year":"2018","journal-title":"ISCA"},{"key":"ref12","first-page":"1","article-title":"In-Datacentre Performance Anlysis of a Tensor Processing Unit","author":"jouppi","year":"2017","journal-title":"ISCA"},{"key":"ref13","first-page":"1","article-title":"Rectified Linear units Improve Restricted Boltzmann Machine","author":"nair","year":"2010","journal-title":"ICML"},{"journal-title":"Keras The Python deep learning library","year":"2015","author":"chollet","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","first-page":"1","author":"simonyan","year":"2015","journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/2847263.2847265","article-title":"Going Deeper with Embedded FPGA Platform for Convolutional Neural Networks","author":"qiu","year":"2016","journal-title":"FPGA"},{"key":"ref5","first-page":"1","article-title":"Optimizing the Convolutional Operation to Accelerate Deep Neural Networks on FPGA","author":"ma","year":"2018","journal-title":"IEEE Trans VLSI Syst"},{"key":"ref8","first-page":"1","article-title":"An Automatic RTL Compiler for High-Throughput FPGA Implementation of Deverse Deep Convolutional Neural Networks","author":"ma","year":"2017","journal-title":"FPGA"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/2684746.2689060","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"zhang","year":"2015","journal-title":"FPGA"},{"key":"ref2","first-page":"1","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","author":"krizhevsky","year":"2012","journal-title":"NIPS"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep Learning","volume":"512","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"}],"event":{"name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2019,11,11]]},"location":"Bangkok, Thailand","end":{"date-parts":[[2019,11,14]]}},"container-title":["2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8944232\/8953069\/08953157.pdf?arnumber=8953157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:51:17Z","timestamp":1658094677000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8953157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas47518.2019.8953157","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}