{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:40:32Z","timestamp":1725594032010},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/apccas47518.2019.8953166","type":"proceedings-article","created":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T20:40:02Z","timestamp":1578602402000},"page":"81-84","source":"Crossref","is-referenced-by-count":0,"title":["DTC-Assisted All-Digital Phase-Locked Loop Exploiting Hybrid Time\/Voltage Phase Digitization"],"prefix":"10.1109","author":[{"given":"Vivek","family":"Govindaraj","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianglin","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yizhe","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teerachot","family":"Siriburanon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2818681"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415631"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582854"},{"key":"ref8","article-title":"Event-Driven Simulation and modelling of Phase Noise of an RF Oscillator","author":"staszewski","year":"2005","journal-title":"IEEE TCAS-I"},{"key":"ref7","article-title":"A 3.5–6.8GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH TDC for low in-band phase noise","author":"wu","year":"2017","journal-title":"IEEE JSSC"},{"key":"ref2","article-title":"A Low-Noise Fractional-N Digital Frequency Synthesizer With Implicit Frequency Tripling for mm-Wave Applications","author":"zong","year":"2018","journal-title":"IEEE JSSC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2529004"}],"event":{"name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2019,11,11]]},"location":"Bangkok, Thailand","end":{"date-parts":[[2019,11,14]]}},"container-title":["2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8944232\/8953069\/08953166.pdf?arnumber=8953166","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:49:23Z","timestamp":1658080163000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8953166\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/apccas47518.2019.8953166","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}